Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17254 Discussions

How to sign-extend in Quartus ??

Altera_Forum
Honored Contributor II
‎12-03-2008 04:09 PM
2,556 Views

Hi 

 

Guys, i need ur help in Quartus(altera software for designing)... 

 

i want to know how to sign extend bit in quartus?? 

cause i have function that compare between 2 inputes(16bit) and if its less it will give(1) else(zero)... and then it will go the Mux 

 

so, i need to sign extend it from 1 bit to 16 bit... how??? what is the function(name of it) that do this operations??? 

 

thanks alot...
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-03-2008 04:25 PM
1,736 Views

How are you doing your design: schematic, VHDL, verilog? 

 

Why do you need to extend one bit to sixteen bits? From what you've described, your vector is either all ones or all zeroes.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.