Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

How work Quartus IP documentation generator

JoEl
New Contributor I
431 Views

Hi all,

I am looking for some source code documentation tool like doxygen for SystemVerilog with no luck, but I find that Quartus can generate nice HTML block design. How can I insert code in it ? I cannot find any reference about it. Is it same like description in IP library? - I don't know how to do that neither but interested in it.

 

If anybody can point me to some document about it I would be appreciated.

 

Thanks, Joe

0 Kudos
2 Replies
RichardTanSY_Intel
131 Views
Could you help to share info related to Quartus generate HTML block design? Not familiar with doxygen, but it might be similar to Intel FPGA IP library or not. You can check out the information related to Intel FPGA IP Cores, link below: https://www.intel.com/content/www/us/en/programmable/documentation/mwh1409960636914.html Hope it helps. Cheers.
JoEl
New Contributor I
131 Views

Hi Richard,

I had no luck with your link and got here again 😀

When you open top level project folder, with qsys in it (we have top level entity as wrapper for QSYS now) you have folder named same as your top level QSYS. See pic below and it contain information about qsys components like parameters, sw dependencies, connection, base addresses... Question is how to set those parameters cause this documentation looks usable...

 

folder_sys.PNG.jpg

Reply