Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15466 Discussions

I have a set of output pins that needs to be constrained such that the skew between the pins is less than 2ns. How to do this ?

SK_VA
Beginner
936 Views
0 Kudos
1 Reply
KhaiChein_Y_Intel
83 Views

Hi,

You may use set_max_skew to perform maximum allowable skew analysis between sets of registers or ports.

 

Reference: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_sdctmq.pdf (set_max_skew)

 

Thanks.

Reply