- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The code is
next_waddr_fifo_wdata <= AXIMISC+32'h0088;
where both next_waddr_fifo_wdata and AXIMISC are 32 bit .
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I tried to recreate the issue you faced but I haven`t come across any warning.
Can you provide your full code?
Let me know if this has helped resolve the issue you are facing or if you need any further assistance.
Best Regards
Vikas Jathar
(This message was posted on behalf of Intel Corporation)
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Well, this can happen depending on the value thats stored in the AXIMISC signal/register. Since you're adding two 32-bit values, there could be an overflow in the result and this is what the synthesis tool is truncating away to fit into the resultant register.
I would suggest checking the bus/bit-widths of the variables/signals in question as well as the final result of the addition to see if there is any overflow.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am having similar warning. If I am confident that there is no possibility of an overflow, how can I prevent truncation?
If there was an overflow then should it not result in 33 bits instead of 34 bits?

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page