Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15548 Discussions

I'm assigning a 32 bit value to a 32 bit register but getting a following warning. Warning (10230): Verilog HDL assignment warning: truncated value with size 34 to match size of target (32) Can I know what is the mistake in this.

AM2
Beginner
1,117 Views

The code is 

next_waddr_fifo_wdata    <= AXIMISC+32'h0088;

where both next_waddr_fifo_wdata and AXIMISC are 32 bit .

0 Kudos
2 Replies
Vicky1
Employee
133 Views

Hi,

I tried to recreate the issue you faced but I haven`t come across any warning.

Can you provide your full code?

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Abe
Valued Contributor II
133 Views

Well, this can happen depending on the value thats stored in the AXIMISC signal/register. Since you're adding two 32-bit values, there could be an overflow in the result and this is what the synthesis tool is truncating away to fit into the resultant register.

 

I would suggest checking the bus/bit-widths of the variables/signals in question as well as the final result of the addition to see if there is any overflow.

Reply