The code is
next_waddr_fifo_wdata <= AXIMISC+32'h0088;
where both next_waddr_fifo_wdata and AXIMISC are 32 bit .
I tried to recreate the issue you faced but I haven`t come across any warning.
Can you provide your full code?
Let me know if this has helped resolve the issue you are facing or if you need any further assistance.
(This message was posted on behalf of Intel Corporation)
Well, this can happen depending on the value thats stored in the AXIMISC signal/register. Since you're adding two 32-bit values, there could be an overflow in the result and this is what the synthesis tool is truncating away to fit into the resultant register.
I would suggest checking the bus/bit-widths of the variables/signals in question as well as the final result of the addition to see if there is any overflow.