Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15311 Discussions

I migrated an Arria 10 SoC project from 18.1 to 19.3. HPS DDR4 is in banks 2K and 2J. The RZQ is in Bank 2I. This was allowed before as Early IO Release is not being used. Is there an INI for the old behavior?

BHoey
Beginner
312 Views

I know that the preference is for the RZQ to be with the rest of the signals and on newer PCBs we've moved it but I still need to build for this board.

 

Which release changed this rule?

0 Kudos
2 Replies
Fawaz_J_Intel
Employee
88 Views

Hello,

Kindly check the workaround in this link below:

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

 

Please let me know if this could help to fix the issue.

 

Thank you

BHoey
Beginner
88 Views

That link is for Stratix 10 where this is for Arria 10. Assuming the workaround is the same, this kdb entry does not publish the workaround but states to contact Intel. Intel support directs me here to the Forum. Can you supply the workaround?

 

Thanks

 

-Brian

Reply