Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15478 Discussions

In-System updating of a ROM synthesized (inferred) from Verilog code

Anton_Babushkin
Beginner
265 Views

Hi guys,

In my present project I need to have an ability of In-System updating of a ROM synthesized (inferred) from Verilog code.

In my code the ROM is inferred acc to recommendations described in the 13. Recommended HDL Coding Styles document on page 13.

I've also consulted with 16. In-System Updating of Memory and Constants document, which claims that it's possible to perform a in-system update of on-chip memory using In-System Memory Content Editor tool for the memories that have In-System Updating feature enabled.

I do understand that this feature can be enabled for megafunctions during their configuration.

However what is not clear to me is how to enable a In-System Updating feature for synthesized (inferred) memory from Verilog (or VHDL) code.

Is there some kind of pragma I should add to the code?

Could you please suggest me how to achive In-System updating of a ROM synthesized (inferred) from Verilog code.

Thanks.

 

 

Best regards,

Anton

0 Kudos
1 Reply
ShafiqY_Intel
Employee
87 Views

Hi Anton.Babushkin,

 

May I know the status of this issue?

 

If you have any solution, you may share it to our community here.

 

Thanks

Reply