- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everybody.
When I instanciate inputs and outpus of a verilog code with verilog testbench I use following structure: name_module MUT( .input_1(input_1), .input_2(input_2), .output_1(output_1), .output_2(output_2) ); And I instanciate params with this strucure: defparam MUT.name_param = value. But I have a problem when module under test is vhdl code and testbench is verilog code. ModelSim fail when I use defparam for instanciate generics vhdl. in conclusion: somebody can say me the instruction for instanciate generics vhdl with verligo testbench? ThanksLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Just use the normal verilog method
<module_name>
# ( <verilog parameters/vhdl generics> )
<instance_name> (
);
You don't need to use defparam.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Defparam is explicitly forbidden in the Modelsim User Manual for instantiating VHDL inside a Verilog testbench:
--- Quote Start --- Generic Associations Generic associations are provided via the module instance parameter value list. List the values in the same order that the generics appear in the entity. Parameter assignment to generics is not case sensitive. The defparam statement is not allowed for setting generic values. --- Quote End ---
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page