Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14961 Discussions

Is it necessary to instantiate the the SLD Hub?

skon
Beginner
815 Views

Hello,

 

I want to use Quartus System Console to debug my design with TCL.

When can I simply use the Jtag to Avalog bridge ?

When is it required to explicitly instantiate the SLD Hub in Qsys?

 

0 Kudos
0 Replies
Reply