Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Is there a way to change the interrupt edge/level field when generating a DTS from sopc2dts for my custom component

DWhit11
Novice
1,941 Views

When I create a DTS file from a .sopcinfo file for a system containing a custom component with an IRQ output the DTS file generates with an interrupt field of:

 

interrupts = <0 41 4>;

 

From the device tree bindings "4 = active high level-sensitive"; I need it to be "1 = low-to-high edge triggered"

 

In my custom component _hw.tcl is there a way with set_module_assignment embeddedsw.dts..... to change this 3rd field from a 4 to a 1? Or is there another property I can add to _hw.tcl that will sort this directly?

 

Many thanks,

Dave

0 Kudos
1 Reply
FawazJ_Altera
Employee
1,214 Views

Hello,

We are not supporting any device tree customization.

You can take a look at this page here:

https://rocketboards.org/foswiki/Documentation/HOWTOCreateADeviceTree

 

For more information about customizing a device tree:

https://developer.toradex.com/device-tree-customization

https://www.arm.com/zh/files/event/5_2015_ARM_Embedded_Seminar_PHYTEC.pdf

 

 

thanks

 

0 Kudos
Reply