Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I am using Quartus2 web. My PCB has 2 blank MAX3000 CPLD's on it connected using JTAG chaining. Quartus shows both in the programmer but how do I know which is which.?They need to have different files loaded to them and I dont want to configure the wrong ones. I am concerned this would set some of the pins as ouputs when they should be inputs and cause damage to some of the devices on the board.
It must not be mentioned explicitely, that there would be many options to clear your doubts without damaging a device. However, in my imagination, water is flowing down, not upwards. So the data.
