Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

JTAG to Avalon Master - reset signals

skon
Novice
‎10-14-2018 09:55 AM
2,376 Views

Hello,

 

The JTAG to Avalon Master bridge has one input reset signal called:

"clk_reset"

And one output reset signal called:

"master_reset"

 

Question:

If I assert the "clk_reset" at the input - will the reset output ( master_reset ) activate as a result ?

Link Copied

1 Reply
JohnT_Intel
Employee
‎10-15-2018 04:59 AM
1,635 Views

Hi,

 

It won't provide reset output. You will need​ to performed "jtag_debug_reset_system " in System Console in order to for it to reset the system.

Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.