Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15476 Discussions

JTAG to Avalon Master - reset signals

skon
Novice
909 Views

Hello,

 

The JTAG to Avalon Master bridge has one input reset signal called:

"clk_reset"

And one output reset signal called:

"master_reset"

 

Question:

If I assert the "clk_reset" at the input - will the reset output ( master_reset ) activate as a result ?

1 Reply
JohnT_Intel
Employee
168 Views

Hi,

 

It won't provide reset output. You will need​ to performed "jtag_debug_reset_system " in System Console in order to for it to reset the system.

Reply