Hello,
The JTAG to Avalon Master bridge has one input reset signal called:
"clk_reset"
And one output reset signal called:
"master_reset"
Question:
If I assert the "clk_reset" at the input - will the reset output ( master_reset ) activate as a result ?
連結已複製
1 回應
