Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Latha

Altera_Forum
Honored Contributor II
1,538 Views

hi, 

Any one help me to write code for the TDC architecture in the attachement 

file:///C:/Users/DELL/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
713 Views

Hi, 

Folks here are not going to provide whole code for you, try yourself with the following reference, 

1. Refer Example 4. On Page no.79 from attached pdf. 

2. You can try schematic design as well, Go through the following “Schematic Design” online training & many more online training available on Intel website, 

https://www.altera.com/support/training/course/odsw1105.html 

 

 

Best Regards 

Vikas Jathar  

(This message was posted on behalf of Intel Corporation)
0 Kudos
Altera_Forum
Honored Contributor II
713 Views

Hi, 

vikas thanks for your reply,It is really helpful for me.i will make use of the concept suggested by you. 

 

with Regards, 

Latha
0 Kudos
Reply