Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Missing items in board_spec.xml for Cyclone V SoC Dev Board

Altera_Forum
Honored Contributor II
‎07-04-2016 12:37 PM
1,165 Views

I have a Cyclone V SoC dev board and am trying to work out how to 'connect' the two Ethernet ports in my kernel. 

 

The AOCL programming guide indicates that the board_spec.xml file should contain lines such as the following: 

 

<channels> 

<interface name="udp_0" port="udp0_out" type="streamsource" width="256" chan_id="eth0_in" /> 

</channels> 

 

However my board_spec.xml dos not have any such interfaces. 

 

Do I have an incorrect board_spec.xml file? Is there any way to update it? 

 

Thanks in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.