Model Sim ALtera simulation result for FIR compiler problem

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Model Sim ALtera simulation result for FIR compiler problem

1,167 Views

Hi, All,

I am a rookie to altera software. I just generated MegaCore function FIR compiler, so is the generated IP core my own filter now?

If so, in the step of "parameterize", I left everything as default, hence I believe I have created a low pass filter, right?

Next, I simulated this fir_comp.vhd using the auto-generated testbench tb_fir_comp.vhd. Then I obtained the waveform as attached. It seems that there is no output at all. ast_sink_data is the input and they are all there, but ask_source_valid (this is the output and it is asserted by the FIR filter when there is valid data to output)is always undefined; also the "ast_source_data" is also always undefined?

Can anyone suggest on what to do? Should i modify the testbench or somewhere else?

I appreciate any suggestion!

regards

133 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.