Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Newbie Verilog question

Altera_Forum
Honored Contributor II
‎01-22-2011 03:11 PM
1,078 Views

Hi all, 

 

I have an 18 bit signed register ( reg signed [17:0] acc; ) but wish to only bring the top 8 bits out of the module for (read only) access elsewhere. 

 

Can I can use a wire type since the data does not need to be further processed ? 

 

Also, how do I make the assignment ? 

 

 

Are there any more appripriate forums for these type of questions ? 

 

Thanks, 

 

Mark
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.