Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17266 Diskussionen

One design to explain all timing constraints: Help needed.

Altera_Forum
Geehrter Beitragender II
1.285Aufrufe

I am trying to come up with some sort of representative (and a very simple) design to illustrate how and when ALL the timing constraints are used. I need some help. Upon completion of individual parts, I'll upload the design (I'll combine them to make it look like one big design) with annotations explaining why certain timing constraint is used. 

 

Can anyone upload a diagram that illustrates just one usage of a timing constraint? No equations, no specific details, just a very high level view. I've uploaded mine just to give an idea on what we should be working towards.... 

 

I got this example from some other forum...
0 Kudos
2 Antworten
Altera_Forum
Geehrter Beitragender II
561Aufrufe

Hi, 

 

Below link provided best explanation, which may help you. 

Complete STA: 

http://www.vlsi-expert.com/2011/02/timing-analysis-basis-what-and-why.html 

OVC : 

[URL]https://www.youtube.com/watch?v=AGF7bt5p6r4&index=1&list=PLUSK3BZWA60uEbKzWP6SST8MwkQ-0GOrs[URL] 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Geehrter Beitragender II
561Aufrufe

Thank you.

Antworten