- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Info: asd: generating HDL...
Info: asd: Variation name : asd
Info: asd: Variation language : Verilog HDL
Info: asd: Output directory : /home/artem/Projects/q10_softpcie_1x
Info: asd: Generating HDL...
Info: asd: Generating netlist using chosen parameters...
Info: asd: pcie_setup_proj.tcl Failed to execute !!!!
Error: asd: HDL generation failed
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page