Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
16025 Discussions

Path Violation in timing analyzer

m_kumar
New Contributor I
243 Views

Hi ,

Iam working max10 fpga , in timing analyzer i'm getting path violations can i get any help to solve this problem.

Report Timing: Found 200 setup paths (200 violated). Worst case slack is -0.575

0 Kudos
3 Replies
sstrell
Honored Contributor III
230 Views

Without seeing your design and a .sdc file, there's really no way to help with this.  More details needed.

SyafieqS
Moderator
226 Views

Hi Manoj,


Maybe some information (sdc, timing report) to evaluate the issue here needed


m_kumar
New Contributor I
222 Views

Hi sir thanks for the reply i reached the desired timing . Problem was in my sdc file timing  values.

Reply