Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

Possible places for Pin assignments for a design

Altera_Forum
Honored Contributor II
‎07-12-2017 02:53 PM
968 Views

Hi, 

 

I have a general question on pin assignments for design. 

What are the possible places to do pin assignments for any ALtera/ quartus FPGA design? 

 

In one of the designs that I have, there are no pin assignments in qsf, qdf or sdc file. But when I open Pin Planner, I see there are assignments present under "Fitter Location". These are valid assignments for the design and not randomly chosen assignments. So, I was wondering if these were defined in the qsys or some other location.  

 

Thanks in advance.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎07-12-2017 03:13 PM
233 Views

They should always be in your .qsf. I believe Fitter Location is where it was placed in the previous compile, and only exists if you have a database. They do not drive the fitter on the next compile. You could go to Project -> Back-Annotate and lock them down, which will put them into the .qsf.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-12-2017 03:41 PM
233 Views

Got it. Thank you very much Rysc :)

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.