Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Problem when compiling project in Quartus 13.0

Altera_Forum
Honored Contributor II
‎11-13-2014 06:33 AM
1,244 Views

Hi everyone! 

I encounter a problem when I compile project in Quartus, namely Fitter was unsuccessful  

Following picture is sub message from Compilation report of Quartus  

http://www.alteraforum.com/forum/attachment.php?attachmentid=9714&stc=1  

Please help me solve this problem! 

Thank you so much!
Preview file
101 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-13-2014 02:36 PM
527 Views

Normally to help routability, the best thing to do is turn up the placement effort(assignments -> settings -> fitter -> More -> Placement Effort -> 4). A better placement also means less routing congestion and more likely to get a route. That's for the "generic" case though. In your case the two signals are control signals, and more importantly, have ~CLKENA0 appended to them. This is done when it goes through an altclkctrl block, which is how it gets onto a global signal(or regional/dual-regional, etc.). So it seems like you're running out of the underlying clock routing resources, which is not good. What device is this?  

It's hard to diagnose more, but two thoughts: 

1) Take the reset_synchronizer signal off a global. Just do: 

set_instance_assignment -name GLOBAL_SIGNAL "OFF" -to blaa 

and replace blaa with the full signal name for the ...altera_reset_synchronizer..., but without the ~CLKENA0 at the end. (I can't cut and paste from your sceen-shot). 

2) Go to Global section and see if there are any other signals you can take off globals. 

I'm not positive this is the issue, but taking a guess...
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.