Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15334 Discussions

Problem with FIR II filter

Yogesh
Novice
302 Views

I want to configure FIR II filter to convert 15 MSPS data to 15.36 MSPS data. In order to do this Interpolation factor should be 128 and decimation factor should be 125. I have described the same below diagram: 

block diagram.PNG

But when I try to configure FIR II IP I am getting below errors:

Error: gj: Cannot have fewer taps than the amount of interpolation
Error: gj: Output Fractional Full Bit Width should greater than Output Fractional bit width
Error: gj: Output Bit Width should be greater than 1
Error: gj: Port ast_sink_data is not fully defined after elaboration
Info: gj: PhysChanIn -1, PhysChanOut -1, ChansPerPhyIn -1, ChansPerPhyOut -1, OutputFullBitWidth -1, Bankcount 1, CoefBitWidth 8

 

Filter specification settings:

filter.PNG

Coefficient settings is as below:

coeff.PNG

input output parameters are as below

inop.PNG

 

 Please guide me to resolve this error to get the IP working.

0 Kudos
5 Replies
CheePin_C_Intel
Employee
269 Views

Hi,


Sorry for the delay. By merely looking at the error message, it seems like the specific configuration that you are selecting are not a valid combination by the IP. Please allow me some time to further look into this and get back to you.


CheePin_C_Intel
Employee
251 Views

Hi,


Sorry for the delay. I have performing different tests to narrow down the problem. I found that the errors are related to the number of coeff taps are not sufficient to achieve your interpolation. I have tested increasing the coeff no. in the "Coefficients" tab of the IP Editor to a dummy amount of 147 and the errors go away. Sorry as I am not a FIR specialist and could not really comment the right coeff no. to use for your specific case. You might need to further explore into this.


Please let me know if there is any concern. Thank you. 



Best regards,

Chee Pin


pavanhegde
Novice
224 Views

Hello all,

I am also following same issue.

Is there any document or method for considering or calculating number of taps for FIR filter.
In the IP if we import coefficient file it will automatically shows the error is gone (as @CheePin_C_Intel  mentioned )
Thank you

Regards
Pavan

CheePin_C_Intel
Employee
217 Views

Hi,


Regarding your inquiry on how to calculate the tap for FIR filter, it would be more toward design implementation inquiry. Sorry as I am not really a design specialist and could not provide any helpful comment on this. Sorry for the inconvenience.


CheePin_C_Intel
Employee
201 Views

Hi,


I believe the initial inquiry has been addressed. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply