Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Problem working (using nichestack TCP/IP - nios 2 ) tutorial

Altera_Forum
Honored Contributor II
‎06-29-2016 11:34 AM
1,284 Views

Hello  

 

I have been following the tutorial https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/tt/tt_nios2_tcpip.pdf 

 

 

I used the Nios II Ethernet Standard Design Example of stratix IV https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-net-std-de.html 

 

My quartus version 15.0 and the example was for version 12.0  

 

I have only changed the tse_mac (Triple Speed Ethernet) from the Ethernet_system.qsys subfile to support the Stratix IV board  

 

in the top level code of the example there are those components 

 

.tse_mac_conduit_connection_mdc (enet_mdc), 

.tse_mac_conduit_connection_mdio_in (mdio_in), 

.tse_mac_conduit_connection_mdio_oen (mdio_oen), 

.tse_mac_conduit_connection_mdio_out (mdio_out), 

.tse_mac_conduit_connection_ref_clk (clkin_125), 

.tse_mac_conduit_connection_rxp (enet_rx_p), 

.tse_mac_conduit_connection_txp (enet_tx_p),  

 

.flash_tcm_address_out (fsm_a), 

.flash_tcm_data_out (fsm_d), 

.flash_tcm_read_n_out (flash_oen), 

.flash_tcm_write_n_out (flash_wen), 

.flash_tcm_chipselect_n_out (flash_cen) 

 

when I compile the example it says it did not find those components in the main (eth_std_main_system) 

 

I will appreciate if someone guides me what do those components represent, I assume the tse part is because I changed that part in the Qsys file but I want to know what each one represent so I can put on the changed part  

 

whats mdc, mdio, ... etc?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-29-2016 11:36 AM
605 Views

here is the part that I changed in the Ethernet_system.qsys sub file  

 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=12374
Preview file
22 KB
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-30-2016 02:54 PM
605 Views

I have managed to make it work but when I use Putty Talnet connection in port 30 it does not work as it shows that it sends packets but nothing is received please advise

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.