Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Quartus 11 bug concerns ALT2GXB

Altera_Forum
Honored Contributor II
1,902 Views

Hello. 

 

I am trying to use Quartus V11.0 (without sp1) for Stratix-IIGX. 

 

When I am trying to create ALT2GXB block for SONET/SDH, it do not let to change the input clock frequency (see image, "What is the image clock frequency"). 

 

What is the cause for such situation and what can I do to create a correct SDH/SONET block? 

 

There is no such problem for ALTGX and Stratix-IV. 

 

My OS is Windows-7 64 bit. 

 

Thank you in advance.
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
863 Views

UPD. 

 

There is no such problem in Quartus V8. 

Will sp1 for Q11 help me?
0 Kudos
Altera_Forum
Honored Contributor II
863 Views

SP1 haven't helped to me :(.

0 Kudos
Altera_Forum
Honored Contributor II
863 Views

Any news on this problem?  

I have an issue with a clk freq that used to compile on Quartus 9 but not on 11.
0 Kudos
Altera_Forum
Honored Contributor II
863 Views

have you tried 11.1sp1?

0 Kudos
Altera_Forum
Honored Contributor II
863 Views

I've solved this (and further) problems by migrating to Quartus 9.1. 

This and previous versions are working good with Stratix-IIGX, 10 and later have bugs. 

 

Last version I've tryed was 11.0sp1. 

11.1 hangs even without SIIGX :(. 

(didn't tryed 11.1sp1)
0 Kudos
Reply