Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15385 Discussions

Quartus Pro 21.1 emif IP generation for Agilex device fails

KolosKoblasz
Beginner
155 Views

Dear Community!

In platform designer I would like to construct a HPS system which uses DDR4 memory.
After instantiating and customizing the necessary modules the HDL generation fails.

Error: couldn't open "/usr/local/altera/21.1/ip /altera/emif/ip_arch_fm/fw_src//iossm_qii_sim.hex": no such file or directory
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Error: SPD file was not generated: /home/kolos/Projects/agilex_sloth/src/ip/ip/hps/hps_emif_cal_0/hps_emif_cal_0.spd
Error: Could not generate simulation scripts
Error: couldn't open "/usr/local/altera/21.1/ip /altera/emif/ip_arch_fm/fw_src//iossm_qii_sim.hex": no such file or directory
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings

As you can see the highlighted parts of some paths contain extra white spaces which does not exist in the reality.
Can you suggest a solution to convince Quartus Pro 21.1 to use the correct paths?

0 Kudos
1 Reply
yoichiK_intel
Employee
131 Views
Reply