Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15480 Discussions

Quartus VHDL-2008 outdated IEEE package ?

Altera_Forum
Honored Contributor II
1,412 Views

Hi, 

I'm using Quartus 16.1.2 and it seem to use outdated package for IEEE.std_logic_1164 and IEEE.numeric_std because I can't use the Unary Reduction Logic Operators provide by VHDL-2008. 

example: ack <= or(ack_vector); 

https://alteraforum.com/forum/attachment.php?attachmentid=15251&stc=1  

Does anyone know how fix this issue?  

 

Note: Work with Vivado and Questa Sim
0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
511 Views

It's not outdated. Quartus only supports a few features of vhdl 2008. 

 

Quartus pro has full vhdl 2008 support
Altera_Forum
Honored Contributor II
511 Views

Crap 

Cyclone V 5CGXFC5 doesn't seem to be supported in PRO :(
Altera_Forum
Honored Contributor II
511 Views

Afaik, Pro only supports 10 series and onwards, and comes at extra cost.

Altera_Forum
Honored Contributor II
511 Views

The work around is to use the synopsys std_logic_misc library and use the or_reduce function: 

 

use ieee.std_logic_misc.all; ack <= or_reduce(ack_vector);
Altera_Forum
Honored Contributor II
511 Views

Work 

thank you :)
NBerg1
Beginner
511 Views

Are there any plans fro generally supporting VHDL-2008 in the Standard Quartus anyime soon?

JC_FPGA
Novice
296 Views

I just came across this thread in a search.  It's been three years since this thread was created and the OR reduction operator is still not supported in Quartus Prime Standard Edition.  It works fine when I simulate in Questa.

Reply