Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Quartus accepts `endif within quoted String "`endif // foo" as endif ?

Altera_Forum
Honored Contributor II
1,412 Views

I am using Quartus Prime Lite 17.0.0 and it accepts the following file: 

module ParserErrorV01( input wire D0, output wire LED1 ) ; reg s ; assign LED1=D0 ; `ifdef POSEDGE s = "`endif // foo"; endmodule  

Is it right that Quartus accepts macro-conent within quoted strings? 

Or is the accent grave ` forbidden in quoted strings? If I remove 

the line s=.... Quartus complains that a endif is missing. That is ok. 

 

Qould someone out there perhaps verify my observation with the above content? 

Is there an explanation? (I am a FPGA-Noob)
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
655 Views

Not correct. You cannot split a string token.

0 Kudos
Altera_Forum
Honored Contributor II
655 Views

@dave_59 

I think you did not understand what I wanted to say. I don't want that Quartus accepts macro content within a quoted string. But I have observed this behaviour and now I am looking ffor an explanation. Is the accent grave forbidden in quoted strings or is there a parser error so that macro content is accepted witin strings. 

 

Ossi
0 Kudos
Altera_Forum
Honored Contributor II
655 Views

Hi dave_59, 

It's not that I would like this behaviour but that I consider it an error. The parser seems to get confused by an accent grave within quoted strings. Could you perhaps verify the behaviour? 

 

Ossi
0 Kudos
Reply