Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 讨论

Quartus newest version significantly slower than version 9

AhmadQ
初学者
1,057 次查看

Hello,I have recently started learning HDL,so my university tutor wants us to use quartus 2 version 9,but i wanted to use the newer version so in installed it from Intel's website.When i ran the attached code it took 1 minute and a few seconds to compile  the attched code,however,when i compiled the same code on Quartus 2 version 9 it only took around 7 seconds.Is this massive difference normal?

Also I noticed in the newer version a lot more processing have been done(over a 100) unlike the older version(around 50 processing).

 

Thanks.

0 项奖励
6 回复数
sstrell
名誉分销商 III
1,038 次查看

What is your target device?  And are you referring to a full compilation or just performing analysis & elaboration to verify no errors in the code and set up the project hierarchy? 

0 项奖励
AhmadQ
初学者
1,032 次查看

Well, we're using the program to simulate basic circuits, not applying them to a specific device,so I don't have a specific device as I am not working with actual hardware yet. But in quartus version 9 i can see it's set to EP2C20f484C7 in the cyclone II family.

0 项奖励
sstrell
名誉分销商 III
1,030 次查看

You can't create a project in Quartus without targeting a specific device, so I'm confused by your first statement, unless you're saying you chose the device family and the option to let Quartus automatically choose a device from that family for you (in the New Project Wizard and Device settings).

But then, are you saying you are only simulating designs and not compiling them?  "Compile" means you are synthesizing the designs into logic primitives which then get placed in specific locations in hardware.  

0 项奖励
ventt
员工
1,014 次查看

Hi,


Could you provide your project file (QPF file)? So that I can check which family and device are you using.

For your information, I run your Verilog code in the latest Quartus using Cyclone V (5CGXFC7C7F23C8), the compilation time is about 1 min.

So, your compilation time should be in the normal range. No issues here.


Thanks.


Best Regards,

Ven Ting



0 项奖励
ventt
员工
980 次查看

Hi,


Any updates?


Thanks.

Best Regards,

Ven Ting


0 项奖励
ventt
员工
959 次查看

Hi AhmadQ,


We do not receive any response from you to the previous reply that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Thank you.

Best Regards,

Ven Ting


0 项奖励
回复