- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I add a simple pll to my design and i continue to run into the following error even though i don't have that port.
Error: RST_N port on the PLL is not properly connected on instance SOC_27Mhz_clk|iopll_0|altera_iopll_i|twentynm_pll|iopll_inst. The reset port on the PLL must be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
Info: Must be connected
below is my pll equations:
pll27mhz SOC_27Mhz_clk(
.rst (syn_reset), // reset.reset
.refclk (clk_50mhz), // refclk.clk
.locked (socpll_locked), // locked.export
.outclk_0 (clk27mhz) // outclk0.clk
);
any idea how to deal with this? I am using Quartus 18.1 pro
thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
May be the below KDB may be use for your debugging.
https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/component/2017/14--why-do-i-see-the-error-error--rstn-port-on-the-pll-is-not-pr.html?wapkw=Error:%20%22RST_N%22%20port%20on%20the%20PLL%20is%20not%20properly%20connected%20on%20instance

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page