Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

RTL representation changing in Quartus II . Is it possible?

Altera_Forum
Honored Contributor II
1,223 Views

Hi to everybody!!! 

 

When I want to see RTL-representation of VHDL-design I use RTL Viewer. 

Does anybody know how to get some another representation of RTL, something like netlist but just for RTL-level? I want to make changes in the structure using RTL-representation. 

 

Thank you in advance!!!
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
529 Views

Have you tried the Quartus Grafical entry files, .bdf?

0 Kudos
Altera_Forum
Honored Contributor II
529 Views

Thanks for your reply Tricky, but I need a possibility to change RTL representation of VHDL-design given from RTL Viewer.

0 Kudos
Altera_Forum
Honored Contributor II
529 Views

That is not possible, because it would need to back annotate the source code. From the RTL viewer, you can link back to source code though, so that might be a good compromise.

0 Kudos
Altera_Forum
Honored Contributor II
529 Views

Ok. Maybe you know, Is there any other format of RTL-represantation, something like EDIF but for RTL?

0 Kudos
Altera_Forum
Honored Contributor II
529 Views

You still need to change the source. Hence why the RTL viewer is just a viewer. Why would you want to change the design post synthesis, rather than the source code?

0 Kudos
Altera_Forum
Honored Contributor II
529 Views

it is a part of my investigation. ok thank you for your replies.I'll think it over.

0 Kudos
Reply