Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Reduce Logic Usage Effectively

Altera_Forum
Honored Contributor II
810 Views

Hi, I know that both "/" and "%" functions are very expensive. 

Unfortunately, I couldn't avoid division in my implementation.  

I tried to replace the "/" function with counter, Indeed, it does help to reduce a lot of resources, but at the same time, it slows down my program.  

 

So, is it any better solution instead of replacing it with a counter?
0 Kudos
0 Replies
Reply