Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
15800 Discussions

SDRAM Model with protected code cannot be compiled

Leon_vhdplus
Beginner
391 Views

Hello,

 

I try to compile this Verilog model: https://www.winbond.com/hq/product/specialty-dram/sdram/?__locale=en&partNo=W9864G6JT 

With Questa 2021.2 and Modelsim 10.5b I am not able to compile this model for my simulation.

 

I get the following errors:

# ** Error: W9864G6JT.vp(110): (vlog-2109) `protected block is corrupted.
# ** Error: W9864G6JT.vp(111): (vlog-2163) Macro `<protected> is undefined.
# ** Error: (vlog-13069) W9864G6JT.vp(111): syntax error in protected region.
#
# ** Error: W9864G6JT.vp(111): (vlog-2163) Macro `<protected> is undefined.
# ** Error: W9864G6JT.vp(111): (vlog-2163) Macro `<protected> is undefined.
# ** Error: W9864G6JT.vp(111): (vlog-13205) Syntax error found in the scope following '<protected>'. Is there a missing '::'?

 

I also recognized that the protected section is added with verilog 2005 and you can only select verilog 2001.

I hope somebody figured this out and can help.

0 Kudos
3 Replies
sstrell
Honored Contributor III
318 Views

You'd probably want to ask the vendor for assistance on this.  It's their simulation model after all.

Leon_vhdplus
Beginner
293 Views

I think this problem is more on the Modelsim side. With Vivado I have no problems.

sstrell
Honored Contributor III
280 Views

ModelSim is from Mentor Graphics.  If you're saying you're having a problem with a simulation using a 3rd-party simulation model, I'd say you should go to the vendor or Mentor Graphics.  I don't see how Quartus factors into this.

Reply