Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

SOPC base address error

Altera_Forum
Honored Contributor II
‎03-04-2010 07:43 AM
1,917 Views

Dear expert. 

 

I use SOPC to bulid a triple_speed_ethernet_design(Q9.1_example_design) + VGA. 

 

I add VGA IP in sopc and VGA's master connected to ddr2_bot's slave.  

Then there are errors about "Error : ddr2_bot.s1: Appears at more than one address(0x00000000,0x10000000) 

 

Why this happen?
Preview file
265 KB
0 Kudos

Link Copied

4 Replies
Altera_Forum
Honored Contributor II
‎03-04-2010 10:18 AM
983 Views

What is the other thing connected to ddr2_bot.s1? The one at the bottom?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-04-2010 12:52 PM
983 Views

Dear Daixiwen. 

 

The other thing connected to ddr2_bot.s1.  

(Pipeline Bridge)pb_dma_to_ddr2's m1 connected ddr2_bot.s1.  

 

Thank you.
Preview file
232 KB
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-04-2010 04:43 PM
983 Views

Dear expert. 

 

Here, I attached Quartus design file.(Quartus II v9.1) 

Please help me.
triple_speed_ethernet_design.zip
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-05-2010 01:20 PM
983 Views

You need to fix the addresses of ccb_dma_to_ddr2 and pb_dma_to_ddr2 to 0x00000000. Currently the ccb_dma_to_ddr2 bridge offsets the addresses by 0x100000000 which means that the ddr2 would be seen at two different addresses depending on the master that would access it. 

I don't think that you need the pb_dma_to_ddr2 bridge. 

 

Why is your ddr2 clock set to clkin_50 instead of ddr2_lo_latency_128m_sysclk?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.