Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Signal Tap not available in last device in JTAG chain

IanBanbrook
Beginner
‎05-10-2021 06:03 AM
795 Views

I have a JTAG chain of 5 Arria 10 devices, the first device has one configuration, the remaining 4 all have the same config file.  All devices are loaded from attached QSPI eeproms.  I have Signal Tap enabled configs loaded in all devices and all devices are operational.  However, when I try to debug devices 2 to 5 using signal device 5 always responds with "Program the device to continue" while the others respond "Ready to acquire"

Are there issues relating to last device in Jtag chain that could affect operation, if not any advice in debugging the issue would be appreciated

0 Kudos

Link Copied

2 Replies
YuanLi_S_Intel
Employee
‎05-11-2021 02:02 AM
779 Views

Hi Ian,


Can you try to download the SOF into the 2nd - 5th FPGA and see if the signal tap can work on them?


Regards,

Bruce


0 Kudos
Copy link
YuanLi_S_Intel
Employee
‎05-11-2021 02:23 AM
777 Views

Also, may i know which quartus version you are using?


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.