Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

SignalTap keeps saying "Invalid JTAG configuration"

RZhen11
New Contributor I
‎07-29-2020 08:06 PM
1,262 Views

I've made sure the .stp file is added to project. And tried multiple compiles with cleaning project.

And signals with preserve attributes won't show up in Node Finder (Signal Tap: pre-synthesis)

Please advise,

0 Kudos

Link Copied

2 Replies
SLabe
Partner
‎09-03-2020 07:52 PM
1,218 Views

Hi, do you still need support for this? Let me know, tks,

0 Kudos
Copy link
RichardTanSY_Altera
Moderator
‎10-06-2020 08:45 PM
1,193 Views

Do you able to solve find an answer to your question and do you need further help?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.