Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

SignalTap keeps saying "Invalid JTAG configuration"

RZhen11
New Contributor I
266 Views

I've made sure the .stp file is added to project. And tried multiple compiles with cleaning project.

And signals with preserve attributes won't show up in Node Finder (Signal Tap: pre-synthesis)

Please advise,

0 Kudos
2 Replies
SLabe
Partner
222 Views

Hi, do you still need support for this? Let me know, tks,

RichardTanSY_Intel
197 Views

Do you able to solve find an answer to your question and do you need further help?

Reply