Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

Signaltap - Crashing when attaching .sof file

GDagi1
New Contributor I
811 Views

Hi all,

I generated a .sof file on a server running CentOS 8 and Quartus Pro 20.4. I am attempting to run a signaltap on the .sof after dragging it to a server running RHEL 7.9 and Quartus Pro 20.4.

 

My process:

1. run /intel/intelFPGA_pro/20.4/quartus/bin/.quartus_stpw (Signaltap Pro)

2. Configure stp (see screenshot)

3. Attempt to attach .sof -> crash

 

*** Fatal Error: Segment Violation: faulting address=0xfffffffffffffff8, PC=0x7f735f7b99c5 : 0x7f735f7b99c5: sld_sdr!SDR_DATA_SESSION::embed_sof_file(char const*, char const*) + 0x8b9

 

Thanks,

George

0 Kudos
1 Solution
GDagi1
New Contributor I
778 Views

I have solved my issue by programming from the programmer independently:

run /intel/intelFPGA_pro/20.4/quartus/bin/.quartus_pgmw

 

View solution in original post

0 Kudos
4 Replies
JohnT_Intel
Employee
793 Views

Hi,


May I know what is the reason that you are attaching sof file in step 3 since you already program the sof file in step 2?


May I know if you have another PC to test the same thing?


0 Kudos
GDagi1
New Contributor I
778 Views

Step 2 I am simply scanning for the device.

0 Kudos
GDagi1
New Contributor I
779 Views

I have solved my issue by programming from the programmer independently:

run /intel/intelFPGA_pro/20.4/quartus/bin/.quartus_pgmw

 

0 Kudos
JohnT_Intel
Employee
768 Views

Glad to hear that your issue is resolved.


0 Kudos
Reply