Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
15664 Discussions

Simulation problem of the PLL (27Mhz clock to 100Mhz clock)

DProk1
Beginner
376 Views

Hi,

I use Cyclone V 5CEBA2F17A7.

the program I use is Quartus 17.1.

I have problem with setting a PLL (27Mhz clock to 100Mhz clock).

 

When I simulate the pll, I see gaps on the output clock (100Mhz).

settings:

input clock 27Mhz.

Output clock 100Mhz.

The setting of the pll are seen on the attached file (pic 1 and pic 2).

The simulation is in pic 3.

 

why there are gaps on the simulation and how do I fix this issue?

thank you

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
165 Views

Hi ,

May I know what exactly Gap is meaning, do you use model sim for simulation

DProk1
Beginner
165 Views

I use Qeustasim...

you can see the gaps in the file that I added to the qeustion above.

it is in pic No.3 in the file.

Reply