Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Synchronization Register Chain?

Altera_Forum
Honored Contributor II
‎11-22-2016 01:31 AM
1,263 Views

I made a schematic and i've got multiple registers(32-bit store) created by myself. During the execution, i noticed that some values were not what i expected. It is giving me the result of some old data for some period, and only in the next clock border it gives me the real value. After some research i thought it might be something related to "Synchronization Register Chain", but i'm not really sure. 

Is there a megafunction in quartus I can use that solve this problem for me? If not, how can i deal with this myself? 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-22-2016 07:32 AM
377 Views

Hi,  

 

at least provide schematic or code...
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.