Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Timing Corner

Altera_Forum
Honored Contributor II
1,059 Views

Hi,  

 

I am working on timing closure of a design.  

I have the following question:  

Is there a way I can indicate the tool to optimize timing for all the corners or for a specific corner? My design seems to be ok with timing at the two end corners (Fast and low temperature; Slow and high temperature). However, it seems to be failing for slow-low temperature. Going by this post (https://www.altera.com/support/support-resources/knowledge-base/solutions/rd04222009_205.html), the tool does not optimize timing for slow-low temperature corner. Is there a solution for this?  

 

Thanks,  

Vittal
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
322 Views

I'm not sure if that solution is still valid, but the fitter generally does optimize for all corners. If it constantly failed at one corner and didn't try, we'd have designs failing left and right. Note that I am talking more about hold failures, where it adds delay, which is a tricky thing to do since you want to add as little delay as possible that meets timing. For setup, you work on improving the paths as much as you can, and if it happens to be a failure in the middle corner, so be it.  

What type of failures are you seeing? As much detail as possible, please. Setup, hold recovery or removal? Is there anything special about it, like it's between a XCVR and fabric register, or DSP to DSP, or something like that? Is there any clock skew? Etc. Maybe we can find a manual workaround.
0 Kudos
Reply