Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Unexpected transport delays in functional simulation

AlenaK
Beginner
506 Views

Hello,

we're trying to verify a circuit using Functional Simulation. We know that output signal goes to state '0' at the clock's rising edge. But we see the output switching delay.

 

So, the question is why Quartus takes into account transport delay in this simulation mode? Perhaps, we can turn off transport delays for functional simulation? Could anyone help us? Thank you!

 

0 Kudos
3 Replies
Kenny_Tan
Moderator
158 Views

Hi Alena,

 

What device that you were using? timing simulation should be avoided as it take long time. We would suggest to use timing analyzer instead.

sstrell
Honored Contributor III
158 Views

It's unlikely that you're seeing a transport delay when performing a functional simulation. Are you saying the output is going low between the current and next clock edges?

 

As mentioned, try using the timing analyzer on the output path to see if the design is failing timing.

 

#iwork4intel

Kenny_Tan
Moderator
158 Views

Is there any update?

Reply