Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17047 Discussions

Unroll VHDL records using Modelsim/TCL

Altera_Forum
Honored Contributor II
‎01-20-2017 11:46 AM
1,514 Views

Just wonder how to examine all subelements of a VHDL record when I don't know the attribute names. 

One could parse the output of describe <signal_name> to get the attribute names but maybe there is a better way. 

In the end I want to have a list of all primitive signals (eg. STD_LOGIC, STD_LOGIC_VECTOR) contained in the record. 

I'd like to do this for a fault injection campaign. 

 

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-20-2017 01:19 PM
786 Views

There is no way to get the element names from a record. You have to know them to access the elements.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.