Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16556 Discussions

Unroll VHDL records using Modelsim/TCL

Altera_Forum
Honored Contributor II
1,012 Views

Just wonder how to examine all subelements of a VHDL record when I don't know the attribute names. 

One could parse the output of describe <signal_name> to get the attribute names but maybe there is a better way. 

In the end I want to have a list of all primitive signals (eg. STD_LOGIC, STD_LOGIC_VECTOR) contained in the record. 

I'd like to do this for a fault injection campaign. 

 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
284 Views

There is no way to get the element names from a record. You have to know them to access the elements.

0 Kudos
Reply