Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17252 Discussions

Use Avalon IP cores in Quartus II (not Qsys)

Altera_Forum
Honored Contributor II
1,524 Views

Dear all, 

 

I'd like to add an Avalon ST IP core to my Quartus II project but the IP core is not available in the IP catalog. It is available in the Qsys IP catalog, though. 

 

Specifically, I'd like to create an avalon st single clock fifo in quartus ii 15.0 for writing a simulation testbench. I don't want to create a system in Qsys as my testbench involves some complex register write operations which would be hard to implement in Qsys. Unfortunately, the Avalon IP cores are not available in the Quartus IP catalog. I tried to add the location of the IP core to both the global and local project IP search paths. I refreshed the IP catalog and restarted Quartus but the Avalon IP cores are still not available in the Quartus IP catalog. 

 

Is it even possible to use the Avalon IP cores in Quartus II? If yes, how? 

 

Thanks in advance for your advice, 

David
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
541 Views

You can generate the core in Qsys, which in turn generates all the RTL code and QIP script. You can take that generated code and script, and integrate directly into your project. I've been doing this quite often.

0 Kudos
Altera_Forum
Honored Contributor II
541 Views

This seems to work, thanks for the tip. One has to add a clock source, though to get an error free system.

0 Kudos
Reply