Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Using ModelSim-Altera with Block Diagram/Schematics.

Altera_Forum
Honored Contributor II
‎01-02-2017 07:49 PM
2,984 Views

Hello everyone. I have a simple multiplexing design that I have created using Block Diagram/Schematics in Quartus II. Now, I want to simulate the design using (modelsim-altera 10.1d) instead of Quartus Simulator because the ModelSim has many more features. But even after converting the Blocks into VHDL code and compiling them successfully in ModelSim, when I run the Simulation I don't get any output. Could you please help me with this???? I would really appreciate it. My output involves very large clock periods and it's impractical to use Quartus II Simulator. Thanks.

0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎01-02-2017 07:52 PM
2,213 Views

Have you got a testbench to define unit stimulation?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-03-2017 07:52 PM
2,213 Views

No, I'm afraid I haven't. How do I get that and is it necessary??? I mean can't I do a simple simulation without a testbench??? In fact that's the very reason why I went to Block Diagram/Schematics. Because I don't have to write the VHDL codes. I appreciate your help.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-04-2017 08:58 AM
2,213 Views

The test bench at a minimum is needed to drive the inputs. Even if it it just dives constants. Without a test bench , the will be no inputs, so there will probably be no output.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.