Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15331 Discussions

Using eda_simulation XCELIUM in QUARTUS PRIME PRO 20.4

Jamil
Novice
208 Views

Hi FPGA community,

 

We need to simulate our FPGA design post synthesis (VO file).

 

In QUARTUS 18.1 we used the following TCL commands:

set_global_assignment -name EDA_SIMULATION_TOOL "Xcelium-Verilog (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR simulation/xcelium -section_id eda_simulation
set_global_assignment -name SEARCH_PATH "/home1/softDir/cds_xcelium2003/tools/methodology/UVM/CDNS-1.2/sv/src/"
set_global_assignment -name SEARCH_PATH "/home1/softDir/cds_xcelium2003/tools/methodology/UVM/CDNS-1.2/additions/sv/"

Then after successfully compilation, QUARTUS created the folder

simulation/xcelium and in this folder a simulation file .vo has been created.

 

But with QUARTUS 20.4, this does not work any more. QUARTUS does not create the simulations folder!

Does any body has any idea, how to generate the simulation file vo (verilog output file) in QUARTUS PRIME PRO 20.4?

 

Many thanks

Jamil

0 Kudos
3 Replies
Nurina
Employee
195 Views

Hi Jamil,


Were you using Quartus Prime Pro 18.1 before this? I suspect your problem arose due to Quartus failing to recognise the Xcelium executable path.


Refer to this KDB for workaround: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/tools/...


Regards,

Nurina


Nurina
Employee
179 Views

Hi Jamil,

 

We did not receive any response to the previous reply provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

Regards,
Nurina

PS: If you find any comment from the community or Intel Support to be helpful, feel free to give Kudos.

Jamil
Novice
174 Views

Hi all,

This problem has been solved.

 

There is a new TCL command to be add in the QUARTUS release 20.4 .

 

set_global_assignment -name FLOW_ENABLE_EDA_NETLIST_WRITER ON

 

This was new, now it works.

 

Many thanks.

Jamil

Reply