Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.

VIRTUAL PIN

amildm
Valued Contributor I
170 Views

Hi All,

Is it possible to assign a VIRTUAL Pin to a signal inside of the hierarchies or does it MUST be assigned to a port of the higher hierarchy?

Let's say I have a hierarchy named h1, which is a sub-hierarchy of the top hierarchy h0.

The h1 hierarchy has a signal named sig. Can I assign it to a VIRTUAL Pin without connecting it to a signal in the topper hierarchy h0?

Thanks!

 

0 Kudos
1 Solution
RichardTanSY_Intel
114 Views

You can use virtual pins only for I/O elements in lower-level design entities that become nodes after you import the entity to the top-level design; for example, when compiling a partial design. In the top-level design, you connect these virtual pins to an internal node of another module.

Reference:

https://www.intel.com/content/www/us/en/docs/programmable/683641/22-3/defining-virtual-pins.html


How about you try to use the Preserve for debug feature to preserve the node for debug?

Reference: https://www.youtube.com/watch?v=sEKc2ut42gU


Best Regards,

Richard Tan


View solution in original post

5 Replies
FvM
New Contributor III
161 Views
Other than at top entity, unconnected pins don't occupy resources. What do you want to achieve with virtual pin?
amildm
Valued Contributor I
140 Views

Actually I want to add the signals to SignalTap , but they are optimized by the Synthesizer. Assigning the Virtual Pins to these signals will prevent them from the optimization.

RichardTanSY_Intel
115 Views

You can use virtual pins only for I/O elements in lower-level design entities that become nodes after you import the entity to the top-level design; for example, when compiling a partial design. In the top-level design, you connect these virtual pins to an internal node of another module.

Reference:

https://www.intel.com/content/www/us/en/docs/programmable/683641/22-3/defining-virtual-pins.html


How about you try to use the Preserve for debug feature to preserve the node for debug?

Reference: https://www.youtube.com/watch?v=sEKc2ut42gU


Best Regards,

Richard Tan


RichardTanSY_Intel
102 Views

May I know does my latest reply helps?


Best Regards,

Richard Tan


RichardTanSY_Intel
76 Views

Thank you for acknowledge the solution provided. 

 I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you.


Best Regards,

Richard Tan


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


Reply