Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Very long compilation time

Altera_Forum
Honored Contributor II
11,943 Views

Hi, 

I am having a problem with extremely long compilation time. A simple VHDL code is taking 1 hour to compile. 

I am using Quartus 15.1 Standard Edition (trial version). I have seen that in the compilation process, it always gets stuck at the fitter process. At this point it states " The Fitter is using Advanced Physical Optimization" as shown in the attached screen shot . I have also seen that during this process, my computer's CPU usage goes to 100%. 

Kindly advise how to speed up the compilation specially the fitting process. 

Misha
0 Kudos
21 Replies
CLa_R
Novice
850 Views

I noticed that, in my design (a MISP type CPU mono clock), if I wired the final MUX selection signal with control signal, the compile stuck on 47%. If I fix the select signal of final MUX to a value (eg. VCC), my design compile in few seconds. But...why?

0 Kudos
Reply