Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14943 Discussions

Warning: (vsim-3473) Component instance "U1 : ALTPLL_0001_0002" is not bound.

AGofs
Novice
1,014 Views

Hi everyone,

I've generated PLL by Quartus 18.1 Lite MegaWizard .(C0,100Mhz-> 125MHz).

Then I've built a very simple project in ModelSim 10.5B with above mentioned PLL component.

But when I'm trying to simulate the project, I'm getting a such kind warning:

 "Warning: (vsim-8684) No drivers exist on out port /altpll_0001_tb/UUT1/CLK_OUT".

it seems that ModelSim cannot recognize a MegaWizard generated component...

What Should I do?

P.S. I've attached a project to this message

0 Kudos
8 Replies
Vicky1
Employee
626 Views

Hi Alex,

You can ignore the warnings, BTW are you getting desired result in simulation?

please provide screenshot.

Let me know, If you have any different concern.

 

Regards,

Vicky

AGofs
Novice
626 Views

Hi Vicky,

I'm not getting desired result in simulation.

The only result is a red line.

You can see it from attached print-screen...

 

Vicky1
Employee
626 Views

Hi,

Can you please check with Native link simulation?

https://www.youtube.com/watch?v=PmVVXQchv2c

this issue may occur when simulation process missing any file or sequence.

refer the attachment using Native link.PLL.JPG

Regards,

Vicky

AGofs
Novice
626 Views

Hi Vicky,

I've made successful simulation with ALTPLL core for Cyclone-4 with Native Link .

But when I'm trying to execute simulation with PLL core for Cyclone-5, then I'm getting such error:

# ** Error: (vcom-7) Failed to open design unit file "C:/Alex/my_designs/18_1/PLL/PLL_001/cyclone_V/PLL_50MHz.vho" in read mode.

# No such file or directory. (errno = ENOENT)

# End time: 13:11:25 on May 13,2019, Elapsed time: 0:00:00

# Errors: 1, Warnings: 0

# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.

# Error in macro ./PLL_001_run_msim_rtl_vhdl.do line 8

# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.

#   while executing

# "vcom -93 -work work {C:/Alex/my_designs/18_1/PLL/PLL_001/cyclone_V/PLL_50MHz.vho}"

 

In addition I'm sending you another project with PLL.

What file or sequence is missing?

P.S. I've made simulation of LPM_counter with Native link for Cyclone 5 component and it works successfully...

Maybe the problem with Cyclone5 pll?

 

AGofs
Novice
626 Views

Hi Vicky,

I've received the project and simulated it.

It works properly.

Now , explain me please what did you change at the code?

Vicky1
Employee
626 Views

Hi,

I haven`t changed anything in your project, just performed the simulation using native link settings as suggested in my second post.

As I told earlier, it might happen due to all modules/submodules are not in single directory so here in case of native link script will take care of that.

 

Should I consider that case to be closed?

Regards,

Vicky

AGofs
Novice
626 Views
Thank you Vicky, I've simulated some additional projects with PLL via native Link. Yes, it works! Thank you for your advice! But I have a question in principle: is possible at all to simulate projects with PLL (and other IP-cores) directly via ModelSim without native Link?
Vicky1
Employee
626 Views

Hi,

off course it is available. As I told earlier, create project in ModelSim which consists of design (All, top & submodules) & testbench in single directory( for simplicity).

In case of IP, create/generate the HDL file for that & add into ModelSim project & Perform Compilation, Simulation.

 

Regards,

Vicky

Reply