Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15544 Discussions

We would like to export one signal from a connected interface in Platform designer.

PGigl
Partner
1,076 Views

The design is using the MSGDMA component. I would like to export the "mm_read_waitrequest" signal from within "mm_read" interface.  The tools only let you export the entire interface, or connect the interface, but not both.  Furthermore, the Platform Designer On-line Training indicates that using a bridge component can be used to duplicate the interface.  How is this accomplished?

0 Kudos
1 Reply
sstrell
Honored Contributor III
91 Views

A pipeline bridge has a master interface on one side and a slave on the other. So you would change something like this:

 

master -> slave

 

to something like this:

 

master -------> slave

|

----> slave (bridge) -> master (bridge; exported)

 

The bridge gets added to the address space of the master, so you have to make sure you set the bridge up with enough address bits. See this online training (it has other PD optimization techniques, but there is a slide on address coherency with pipeline bridges):

 

https://www.intel.com/content/www/us/en/programmable/support/training/course/oaqsysopt.html

Reply